RESTR block Module 1,01,02 Block 1000 will update to NVRAM every cycle
This RESTR has S2 and S3 both wired to constant logic 1, so that it will update every cycle.
Depending on what function code a RESTR block is saving, and on the hardware you are using, a single RESTR block can take up to a few milliseconds to execute. If all of your RESTR blocks execute every cycle, you may experience poor performance. The worst example we have seen had a set of RESTR blocks that took 480 milliseconds to execute, but they were being run on a 250 millisecond cycle. As a result, the cycle was not completing before being run again.
It will be better to use logic to stagger the execution of your RESTR blocks. The usual method would be to execute the RESTR block only when you know that the value has changed, or has changed enough for you to care about.
This message reports system information that is otherwise difficult or impossible to find.
Please contact us for help resolving your error messages.
DBDOC ©1996 - 2018 G. Michaels Consulting Ltd., all rights reserved. Website largely available under the terms of the AGPLv3. Unless noted otherwise the following are products, trademarks, service marks and/or registered trademarks of their owners and/or holders in the U.S. and/or other countries. MediaView, Microsoft, Visual Studio and Windows are owned and/or held by Microsoft Corporation. AutoCAD is a registered trademark of AutoDesk, Inc. MicroStation is a product of Bentley Systems, Inc. 800xA, ABB, INFI 90, and Symphony are owned and/or held by ABB Group. RoviSys Turbo Lite Server is owned and/or held by The RoviSys Company.